Instruction level parallelism

Vectorization

Page faults

Cpu simulation

Cache friendly access pattern

register renaming